This study demonstrates the design and implementation of a software defined radio based digital ground receiver system using LabVIEW. In flight testing centre, command transmission system is used to transmit specific commands to execute some operation inside the flight vehicle. One ground receiver system is needed to monitor the transmitted command and monitor the presence of the command in air. The newly implemented ground receiver system consists of FPGA, RTOS and general processing unit. The analog to digital conversion and RF down conversions are carried out in high speed PCI extension for instrumentation express cards. The communication algorithms, digital down conversion are implemented in FPGAs. The communication system uses digital demodulation and decoding scheme and realised by NI PXI-7966R with Xilinx Virtex 5, SXT, FPGA. The performance of the receiver system has been analysed by linearity measurement of pre-amplifier Gain, Noise figure, frequency, power and also measurement of sensitivity. The results show successful implementation of the ground receiver system.
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IntroductIon
In Flight testing centre, command transmission system (CTS) is used to generate and transmit remote command signals to the airborne vehicle through RF link to execute some functioning inside the vehicle as per necessity in real time flight testing scenario. Real-time command transmission operation requires a very highly reliable and ruggedised platform. The commands transmitted by CTS is received and decoded by on board command reception system at flight vehicle (FV) and the commanded operation is done accordingly. One ground receiver system (GRS) is also needed to monitor the transmitted command and to observe the presence of the command in air. Hence the newly developed GRS system is incorporated with existing software defined radio (SDR) based CTS 1 . The design of GRS entails real-time signal reception, processing as well as evaluation of the received signal. The system also has to make real-time communication with remote control unit (RCU) with various demanded protocols. RCU is utilised for remote operation of the CTS. The system flexibility that incorporates to various modulation schemes need to be made sure for future up-gradation.
The CTS has already been developed in SDR 3-5 platform. Hence it can be an outstanding alternative for developing a smart as well as reconfigurable GRS on the same and single SDR platform. Different kinds of CTS systems were utilised for test of different flight vehicles. So, different kinds of GRS systems are also needed for verification of functionality of CTS.
The recently developed SDR based GRS system incorporated in the same platform where CTS has been developed, resolves the issue of price of design as here just software updation has been required to implement the brand-new GRS system.
Quick modelling of various types of complex communication system is possible by using SDR platform now a day 4, 5 . FPGA integrated with the compact-RIO platform is being used for development of many real-time applications 6,7 . For optimisation of DSP and memory intensive applications, the receiver procedures have been realised in FPGA 8 . The simulation and design of various modules of receiver are executed in LabVIEW FPGA module of NI's Flex-RIO system. It helps to simulate different modules of the framework in a quicker way and the important advantage is that the same simulation fits in real hardware implementation. LabVIEW programming is used for a quick prototype. To design the various mechanisms of the GRS system NI Flex-RIO system has been used. The main components of Flex-RIO system are LabVIEW FPGA 6-12 and LabVIEW RT, which makes it happen to realise different modules of the GRS system in faster way. The fixed point data type has been used to improve the resource utilisation in FPGA [13] [14] . The GRS system contains a real-time controller (RTC), host computer system and SDR based CTS (Fig. 1.) . The RTC delivers a communication interface between remote control unit (RCU) and host computer that incorporates both CTS system and GRS system. Host computer is used for configuration, local mode operation and analysis of intermediate signal processing of the GRS system. 
MAtHEMAtIcAL FORMULAtIOn
Equation (3) is one of the two inputs to the mixer shown in Fig. 3 (a) , other is from Local oscillator. Output of mixer M(t), is as follows
where, LO A is the amplitude of the signal generated by local oscillator, LO w is the frequency of the signal generated from local oscillator. Equation (4) can be expanded to, ( )
FM Demodulation
The complex signal is defined as, 
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The phase of the signal is obtained by,
Here,
is the output of the differentiator. The value of (13) can be written as,
BFSK Demodulation
BFSK signals can be detected non-coherently. A correlator 15 technique is implemented to detect the bits. The Mark and space frequencies are so chosen that two signals are orthogonal. The equality here is actually an approximation due to the existence of the double frequency term which we neglect. Quadrature null effect has been taken care of by using this technique. The received signal with an unknown phase can be written as 
From the received bits further Manchester decoded bits are extracted. The extracted bits are compared with the previous bit. If the current bit and the previous bit are equal it is dumped into one array. If the bits are not equal it is dumped into the second array.
SOFtWARE IMpLEMEntAtIOn
SDR can be implemented in different platforms [17] [18] [19] [20] [21] [22] . But here, for design as well as simulation of the GRS application, a high label graphical programming language LabVIEW is used in Flex-RIO platform. 
LabVIEW Flex-RIO

Receiver Realisation using LabVIEW FpGA
Optimisation is achieved in coding of FPGA and in timing in various methods, such as maintaining synchronisation in reading, writing I/O and between loops, building modular reusable sub VIs, annulling arbitration by minimal use of common recourses , use of local variables, parallelism, adjusting of pipeline stages, minimization of memory transfer [13] [14] . LabVIEW FPGA VI uses variables, memory items and FIFOs for transferring current values among loops. Variables store the most recent information in the flip-flops of the FPGA.
Realisation of Digital Down Conversion
A digital down-converter (DDC) converts a digitised real signal centred at an intermediate frequency (IF) to a base banded complex signal centered at zero frequency. In addition to down conversion, DDC is typically decimated to a lower sampling rate.
A conventional DDC has three major sections: a digital mixer, a digital local oscillator, a FIR low pass filter. The digital mixer and local oscillator translate the digital IF samples down to baseband. The FIR low pass filter limits the signal bandwidth and acts as a decimating low pass filter as shown in Fig. 3(a) .
Realisation of FM Demodulation
In Fig. 3 (c) depicted the LabVIEW implementation of digital down conversion of FM modulated signal. A loop is running at 100 MHz rate. A direct digital synthesiser (DDS) 22 is generating a sinusoidal signal of 15 MHz frequency which is multiplying with received FM modulated signal at 15 MHz IF frequency through a mixer. The higher frequency component of the multiplied output is filtered out by a low pass filter whose cut off frequency is selected at 5 MHz. The detailed flowchart of the same is shown in Fig. 3(b) .
The data output of low pass filter is being shared with another loop of 5 MHz rate through a Target defined FIFO named as IO_FPGA_FIFO. This loop is doing digital FM demodulation with digital ARCTAN algorithm as shown in Fig. 4 . This type of FM demodulator is called ARCTAN differentiated demodulator. Direct division of quadrature signals rejects amplitude modulation components. This is demonstrated in Fig. 4(b) .
Realisation of BFSK Demodulation and
Manchester Decoding After FM demodulation, BFSK demodulation is done. The block diagram of BFSK demodulation is as shown in Fig. 5 (a) . For implementing the above block diagram in LabVIEW FPGA, two separate DDSs are used for generating two different frequencies. This is as shown in Fig. 5 (c) . In this implementation, the BFSK demodulation algorithm is running at 5MHz loop rate. The data of BFSK modulated signal are being collected in this implementation from FM demodulation program loop (Fig. 5(c) ) through a FIFO named as FM_BFSK_FIFO. The flowchart of BFSK demodulation is as shown in Fig. 5(b) .
Finally command decoding is done by the Algorithm mentioned in the Fig. 5(b) . As per the algorithm, received bits are captured and continuous processing is being done in real time for command identification. In this algorithm, first and foremost condition is to catch the start bit sequence of frame. Once it is found, then collect all data bits which follow the start bit sequence and then match the collected data bit sequence with all commands data frame. Each time, before collecting the data bits, start bit synchronisation is required for better command detection, which is as shown in Fig. 5(b) .
4.
HARDWARE REALISAtIOn The hardware configuration for developing SDR based GRS system is shown in Fig. 6 
ExpERIMEntAL RESULtS
The experiment was performed by transmitting commands through ground CTS and received those commands by implemented GRS. The transmission is done at different condition such as transmission at high power, transmission at low power with different frequencies in UHF band. The transmitted commands are received by GRS in all conditions and the various signal attributes were evaluated. The system specifications establishing during the tests were portrayed in Table 1 . Radio communication systems and the radio links are generally described with parameters like signal to noise ratio and E b /N 0 . BER is generally determined in terms of Probability of Error (POE). The POE function for non-coherent BFSK is represented by Eqn (19). 
The BER performance of the received signal is analysed and observed to be similar with the theoretical BER performance of non-coherent BFSK modulated signal, which is as shown in Fig. 7 .
At receiver chain, the RF signal conditioning is performed by NI PXI 5690 module. NI PXI 5690 module consists of low noise / high gain amplifier and programmable attenuators. The operational range of the PXIe modules is 100 kHz to 3 GHz. In our application, the fixed gain path is used with atypical gain of 30 dB across all frequencies.
The validation of the GRS has been done by performing different tests. Among them, the output power linearity and frequency linearity are two important parameters to be examined during the test. It has been encountered that the gain and noise figure are especially linear in specified frequency range (Figs. 8(a), 8(b) ). The channel offers a low noise figure and flat frequency response as shown in Fig. 8 (c) . The receiver sensitivity has also been checked, which was found to be -95 dBm linearity over our frequency range of operation. 
cOncLUSIOnS
In this study a SDR based GRS; a receiver system implementation exists. The system has actually been developed utilising NI-Flex RIO arrangement. Xilinx FPGA incorporated into the Flex RIO component has given a very highly flexible system for complicated algorithms for GRS system designing. The system has been designed by using LabVIEW FPGA component software and also deployed with LabVIEW RT running in to the controller chassis. The RT LabVIEW gives a very reliable and also rapid communication between the RCU as well as GRS receiver system. Suitable algorithms for signal reception, decoding, baseband and pass band demodulation, digital down conversion, filter design have been selected as well as applied to guarantee optimised uses of hardware. The functional performance of the GRS has been evaluated by reception of commands from the CTS satisfactorily. The performance of the system is examined through study of the intermediate signal processing. Evaluation is done at both IF and RF stages of receiver at UHF band by transmitting and receiving different frequencies at real-time telecommunication operation environment. 
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